Design and verification of physical layer architecture for a 1-wire sensor communication bus

نویسندگان

  • Benjamin Michael Peiffer
  • BENJAMIN MICHAEL PEIFFER
  • Mark Andersland
  • Soura Dasgupta
  • Raghuraman Mudumbai
  • Hamid Fahim Rezaei
چکیده

ii To my family. iii People think it's an obsession. A compulsion. As if there were an irresistible impulse to act. It's never been like that. I chose this life. I know what I'm doing. And on any given day, I could stop doing it. Today, however, isn't that day. And tomorrow won't be either. Batman, in Brad Meltzer's Identity Crisis iv ACKNOWLEDGMENTS I would like to thank my committee members for serving on my committee. I would like to thank all of my colleagues at IIHR for their input, especially Dr. Jim Niemeier for helping me to understand the architecture of the soil moisture network that was previously deployed in Ames, Hamid Fahim Rezaei for discussing various communications topics that helped me to come up with new ideas, and Nick Sitter for his help with the parasitic power circuit, the build of the first hardware prototype, and advice on using the ATTiny45 chip. I would also like to thank IIHR for their financial support during the time that I was working on this project. Finally, I would like to thank my advisor, Dr. Anton Kruger, for his support. This development would not have happened if it were not for his ideas and our many long discussions about the fundamental issues of implementing this type of network. figure illustrates the objective of this thesis. A 1-wire bus where users can communicate asynchronously, simultaneously, and independent of other bus users, perhaps even at different rates.. Figure 2. IIHR Soil Moisture Network Overview from [21]. This network provides significant motivation for the bus described in this thesis. The network contains wireless nodes, each with its own instrument bus. Several soil moisture and temperature probes are connected to each instrument bus and communicate using Time Division Multiple Access in timeslots assigned by the local master.. Figure 3. Soil Moisture Network Sensor Bus Illustration from [21]. Annotations have been added to show relevant communication and sensor hardware and highlight the 1-wire communication bus. The bus master is responsible for assigning time-slots to the sensor probe controllers and relaying the data to a relay node that has a cellular modem.. Figure 4. The Open Systems Interconnection (OSI) Networking Model is shown here. This model is referred to throughout this thesis, especially the Physical Layer. See [4] and [17] for a general reference on networking and the OSI Figure 6. System Model Block Diagram. The block …

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

High-Confidence Bus Architectures: The Backbone of Automotive Cyber-Physical Systems

Introduction and Scope Automotive cyber-physical systems (CPS) encompass nearly every research challenge offered by high-confidence computing. To scope this position paper, I will focus on open research questions in the design and assurance of fault-tolerant real-time automotive communication buses. An example of a fault-tolerant automotive bus in development today is FlexRay, and there are a v...

متن کامل

Fault Modelling and Error-Control Coding in a Network-on-Chip

The Network-on-Chip architecture and design methodology aims at providing a communication backbone for on-chip communication which can cope with the complexity of future System-on-Chip designs. Given the high number of resources and applications in a NoC, different communication streams will have different Quality-of-Service requirements (characterised by parameters like bandwidth, error probab...

متن کامل

VLSI System Design Laboratory Technical Report:TR-VSD-803.1 Layout Conscious Bus Architecture Synthesis for Deep Submicron Systems on Chip

System-level design has a disadvantage in not knowing important aspects about the final layout. This is critical for SoC, where uncertainties in communication delay by very deep submicron effects cannot be neglected. This paper presents a layout-aware bus architecture (BA) synthesis algorithm for designing the communication sub-system of an SoC. BA synthesis includes finding bus topology and ro...

متن کامل

AMBA Protocol for ALU

The proposed project implementation is on AMBA IO System. The bus interface used in the project is AXI Interface Bus. Master and Slave interfaces will be developed according to the proposed AMBA design. The description of the AMBA protocol and various blocks are mentioned below. The Advanced Microcontroller Bus Architecture (AMBA) specification defines an on-chip communications standard for des...

متن کامل

Single Chip Solution with 1-Wire Communication Protocol to Interface Digital Transducers to Sensor Networks

A virtual laboratory application setup is used to control and monitor remotely the operation of several sensor nodes placed at different geographical locations. In this paper, we present the design of a generalized, low-cost and reconfigurable smart sensor node using a Zigbee with a Field-Programmable Gate Array (FPGA) that embeds all processing and communication functionalities based on the IE...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016